LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Richard Herveille<richard@h...>
    Date: Wed Mar 26 23:10:13 CET 2008
    Subject: [oc] Integrate I2C core into FPGA
    Top
    Q1: Are you looking for an I2C master or slave? Who drives the SCL signal?

    Richard


    -----Original Message-----
    From: cores-bounces@o... [mailto:cores-bounces@o...] On
    Behalf Of dslaman0877@y...
    Sent: 26 March 2008 19:12
    To: cores@o...
    Subject: [oc] Integrate I2C core into FPGA

    I'm currently working on a senior project (EE undergrad) where one of
    the requirements is to replace an existing I2C chip with a coded version
    of the I2C loaded directly onto the FPGA. I really want to use the I2C
    core from this site written by Richard Herveille, but I'm really confused
    about how the whole wishbone thing works.

    The system the I2C is interfaced with is very simple. Overall, the
    device is a camera. I have a KODAK board (imaging sensor) connected
    to a board that contains all the electrical components (RAM, FPGA:
    XCV300-4PQ240C in PQFP 240 pin package, USB DLP chip, I2C chip)
    which connects to a computer via the USB port. Matlab owns the
    whole process, there are 2 files written that write the KODAK registers
    and the reads them (for verification) over the I2C chip.

    I've had to reverse engineer the project, I was given a prototype, told
    to figure it out by building the whole thing from the ground up, and then
    make the changes per requirements.

    Currently, there is a statemachine in the VHDL code that evenutally
    outputs received signals from the FPGA to the I2C chip. The only pins
    hooked up as outputs of the FPGA to inputs of the I2C chip are: A0, A1,
    WT', RD' CE', and RST'. D0-D7 (8-bit data line) is hooked up to the I2C
    as bi-directional data. Finally, I have the SCL and SDA lines hooked up
    to the Kodak board.

    My idea was to redefine the outputs of the FPGA as internal signals that
    would map to the I2C core signals. I think that the clock everything is
    running off of needs to be mapped to the clock signal in the I2C core as
    well. I know I'm asking for a whole lot of help here, but I'm really
    running out of places to turn to. thanks

    _______________________________________________
    http://www.opencores.org/mailman/listinfo/cores

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.