LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: wmwmurray at boxbe.com<wmwmurray@b...>
    Date: Sun Mar 16 06:52:13 CET 2008
    Subject: [oc] FPGA/CPLD Design/Verification Group on LinkedIn
    Top
    FPGA/CPLD Design/Verification Group on LinkedIn
    FPGA/CPLD Design and Verification Group on LinkedIn -- for Anyone
    Interested In FPGA's/CPLD's

    (link to join -- paste in browser)
    http://www.linkedin.com/e/gis/56713/3CC3BF77FD22

    (Useful for finding people with knowledge about a subject among others)

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.