LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: andrewm at opencores.org<andrewm@o...>
    Date: Sun Feb 3 22:08:12 CET 2008
    Subject: [oc] wbm1_dat_o , is it an input or an output of the master
    Top
    Been trying a few ideas out on the wishbone bus, aiming to get the
    BFM/L up and running in the next few weeks, commitments and 1/2 term
    permitting.

    But,

    In the wishbone specification, fig 1-2, page 15.

    The master module, just trying to clarify please,

    Is the master dat_o bus a output of the master, and it connects to the
    dat_i of any slave ?

    Have never done a wishbone bus before , and this is one thing that
    could lead to problems if I get it wrong at the start.


    Follow upAuthor
    [oc] wbm1_dat_o , is it an input or an output of the masterRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.