LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mikhail Matusov<misoma@r...>
    Date: Wed Nov 14 19:29:43 CET 2007
    Subject: [oc] Re: A Virtex-5 slice utilization problems
    Top
    On Wed, 14 Nov 2007 18:22:22 +0500
    "Umair Siddiqui" <umairsiddiqui84@g...> wrote:

    > Area & timing requirement is strict...please tell me whether it is a
    > acheiveable target (64 bit 64:1 mux struct @ 250Mhz) or not..I'm
    > getting skeptical...
    >

    A much better place to ask this sort of question is comp.arch.fpga...


    /Mikhail

    ReferenceAuthor
    [oc] Re: A Virtex-5 slice utilization problemsUmair Siddiqui

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.