LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Attila Kinali<attila@k...>
    Date: Wed Aug 1 10:02:11 CEST 2007
    Subject: [oc] future of open source fpga design tools
    Top
    On Tue, 31 Jul 2007 19:01:08 +0100
    Shawn Tan <shawn.tan@a...> wrote:

    > However, I do not see this happening for the ASIC tool vendors, who make money
    > on the secret sauces they put inside their software. I'd settle for industry
    > wide standard file formats. This would allow designers to mix + match tool
    > chains with design libraries and fab processes.

    Apropos standard file formats, i've been looking for documentation
    on the EDIF standard(s)for quite some time now but couldn't find anything
    usable. Yes, i could buy the standards, but 400CHF is kind of expensive
    just to have a look and decide whether it's worth to invest time and
    energy into doing some OSS tools around EDIF.

    Does anyone know any good sources for EDIF?

    Thanks in advance

    Attila Kinali
    --
    Praised are the Fountains of Shelieth, the silver harp of the waters,
    But blest in my name forever this stream that stanched my thirst!
    -- Deed of Morred

    Follow upAuthor
    [oc] future of open source fpga design toolsRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.