LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matt Ettus<matt@e...>
    Date: Wed May 9 03:30:38 CEST 2007
    Subject: [oc] Ethernet tri-mode
    Top

    >> altsyncram always have registered inputs (address and data.) The
    >> instantiation you showed has unregistered outputs.
    >>

    Thanks. I wonder if anyone besides the author has been able to use this
    core.

    Matt

    ReferenceAuthor
    [oc] Ethernet tri-modeH Peter Anvin

    Follow upAuthor
    [oc] Ethernet tri-modeH Peter Anvin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.