LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matt Ettus<matt@e...>
    Date: Wed Apr 25 19:57:05 CEST 2007
    Subject: [oc] RMW and Wishbone
    Top
    Richard Herveille wrote:
    > Bus arbiter MAY assign the bus to another requesting master while CYC is
    > asserted.
    >

    OK. So the appendix needs to be fixed.

    > There are more (smaller) issues in the RevB.3 Wishbone spec.
    > Are you willing to work on updating it?
    >

    OK. Do you have a list of those changes? And please tell me the spec
    wasn't written in Word :) I'll need CVS commit access as well.

    Matt

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.