LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matt Ettus<matt@e...>
    Date: Wed Apr 25 02:54:55 CEST 2007
    Subject: [oc] RMW and Wishbone
    Top

    My question centers on the definitions of STB_O, CYC_O, and LOCK_O from
    the MASTER's perspective.

    In a previous discussion, it was said that the INTERCON can interrupt a
    MASTER's access to a SLAVE even when CYC_O was held high, thus the need
    for the LOCK_O signal to prevent that. If that is true, then I would
    assert the following:

    In order to perform a true RMW cycle, LOCK_O is needed

    However, in Appendix A.4.3, there is no mention of LOCK_O, and it
    implies that access to the SLAVE CANNOT be taken away as long as CYC_O
    is held asserted.

    So, the question is -- without a LOCK_O signal, can a true RMW cycle be
    performed?

    Matt



    Follow upAuthor
    [oc] RMW and WishboneRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.