LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matt Ettus<matt@e...>
    Date: Thu Apr 12 02:43:01 CEST 2007
    Subject: [oc] recent i2c questions
    Top

    >
    >> Am I missing something here? The only other option I can see is to
    >> de-assert the OE signal when you want to send a 1, thus turning off the
    >> drive and simulating an open drain, but I don't know if that works in
    >> practice. Most FPGAs don't have real open-drain outputs, do they?
    >>
    >
    > Yes, this the way to do it, it's not that hard. You drive low for a low, and
    > don't drive at all for a high.
    >
    After further perusing the code it appears that this is done by the core
    itself. It wasn't clear from the docs.


    Thanks,
    Matt


    ReferenceAuthor
    [oc] recent i2c questionsWesley J Landaker

    Follow upAuthor
    [oc] recent i2c questionsH Peter Anvin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.