LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Larry Doolittle<ldoolitt@r...>
    Date: Fri Feb 23 09:32:48 CET 2007
    Subject: [oc] DDR2 or DDR SDRAM Controller
    Top

    From: msumanreddy at gmail.com<msumanreddy@g...>
    Date: Tue Feb 20 16:48:45 CET 2007
    Subject: [oc] DDR2 or DDR SDRAM Controller

    > Can anyone provide me the DDR2 or DDR Sdram controller code in
    > verilog.

    I ran into a nice-looking 8-channel controller built into the Elphel
    model 333 camera. It seems to lack documentation, and I have a little
    trouble simulating it under Icarus. But it certainly looks worthy of
    study. Try the following links:
    http://linuxdevices.com/articles/AT3888835064.html
    http://www3.elphel.com/linuxtag/talks_2005/paper-11081
    https://sourceforge.net/project/showfiles.php?group_id=105686&package_id=147374

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.