|
Message
From: Ben A. Abderazek<ben@i...>
Date: Thu Dec 21 11:40:54 CET 2006
Subject: [oc] Crossbar Switch in Verilog HDL
Hello:
I am looking for a crossbar switch core (processor) design in verilog HDL.
Specification: 5x5 with input or output buffering.
Would you please point me to some papers or source code link.
Thanks a lot
Ben
-------------- next part --------------
An HTML attachment was scrubbed...
URL: attachment.htm
|
 |
Browse
