LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mark McDougall<markm@v...>
    Date: Wed Nov 22 01:14:15 CET 2006
    Subject: [oc] Suggested extension to wishbone bus
    Top
    Kevin Somervill wrote:

    > As an optinal extension, I can see some benefit, but couldn't this
    > also be addressed in a reference design using the standard interface,
    > just dual ported? Is it just a convenience issue, or is there
    > something fundamental that merits a formal extension to the spec?

    FWIW I'm siding with Kevin on this one. Extending the specification for
    'convenience' just complicates matters IMHO when the standard interface
    is perfectly adequate for the task.

    BTW couldn't the 'Duplex' interface simply be implemented as a wrapper
    around two standard interfaces?

    Respectfully,

    --
    Mark McDougall, Engineer
    Virtual Logic Pty Ltd, <http://www.vl.com.au>
    21-25 King St, Rockdale, 2216
    Ph: +612-9599-3255 Fax: +612-9599-3266

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.