LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Martin Schoeberl<martin@j...>
    Date: Wed Nov 8 18:45:25 CET 2006
    Subject: [oc] AVALON / WISHBONE bridge
    Top
    > I am in the search of an interface between a bus AVALON and WISHBONE
    > with and without DMA.
    > Somebody with already developed something partially or entirely ?

    Wishbone is almost a subset of Avalon. Avalon comes in many different
    versions and one can be (more or less) directly mapped to Wishbone.
    See the Avalon specification. Should be possible with a few clicks
    in the SOPC builder.

    Martin

    ReferenceAuthor
    [oc] AVALON / WISHBONE bridgeMichael sevrain

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.