LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cbr_929rr at hotmail.com<cbr_929rr@h...>
    Date: Sat Oct 28 01:23:03 CEST 2006
    Subject: [oc] Using I2S Master
    Top
    I changed the conf ratio to "00001011", bypassed the WB_interface and
    it started working.
    The ACLK and LRCLK seemed to be what I expected. However, the SCLK
    was not.
    I used a FIFO to latch the data and read it out based on ACLK.

    Thanks.

    Cbr


    ----- Original Message -----
    From: cbr_929rr at hotmail.com<cbr_929rr@h...>
    To:
    Date: Wed Oct 25 01:52:50 CEST 2006
    Subject: [oc] Using I2S Master

    > I know that there are atleast a few in this group who have used
    > this
    > core and know how to configure it.
    > Can anyone be kind enough to help me out?
    > Thanks,
    > Cbr
    > ----- Original Message -----
    > From: cbr_929rr at hotmail.com<cbr_929rr at h...>
    > To:
    > Date: Thu Oct 19 06:18:42 CEST 2006
    > Subject: [oc] Using I2S Master
    > > I'm trying to use the Opencores I2S master logic as the driver
    > for
    > > my
    > > test platform to generate test audio signals.
    > > The core came configured with SCK = 2.77 MHz and WS(left/right
    > > clock)=
    > > 69.44 KHz.
    > > I would like to be able to reconfigure the core to generate
    > > SCK=3.07MHz
    > > and WS=48 KHz.
    > > I played around with the conf variable but could not get the
    > ratio
    > > I'm
    > > looking for.
    > > I read the documentation but I still cannot understand. An
    > > explanation
    > > would certainly help.
    > > According to the manual,
    > > The sample rate is given by bit_rate/(RES * 2)
    > > If I choose the sample rate to be 48 KHz, and the resolution
    > is
    > > 20-bits,
    > > the bit rate would be 1.92 Mbps.
    > > However, the RATIO would then be calculated as follows.
    > > RATIO= (wishbone_bus_clock - (sample_rate * RES * 8)) /
    > > (sample_rate * RES * 4)
    > > wishbone_bus_clock= 50 MHz
    > > sample rate = 48 KHz
    > > RES=20 bits
    > > which would then be equal to ~22 (10110)
    > > This is not giving me the values of 48KHz for WS and 3.072 MHz
    > for
    > > i2s_sck.
    > > Could you please help?
    > > Thanks,
    > > cbr
    > >
    > >
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.