LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Nikolaos Kavvadias<nkavv@p...>
    Date: Fri Oct 20 17:06:41 CEST 2006
    Subject: [oc] synthesizable divider
    Top
    -----BEGIN PGP SIGNED MESSAGE-----
    Hash: SHA1

    "divgen" could be worth to check:

    Description (theirs): Divgen is a "divider generator". It generates
    optimized and synthesizable VHDL descriptions of hardware division
    units. Various algorithms, representations, radices, optimization
    parameters and target constraints are supported. Integer and
    fixed-point divider unit are supported.

    http://lipforge.ens-lyon.fr/www/divgen/


    xiaodongjin@h... wrote:

    > hello, Currently I am working on a project that needs division
    > algorithm, but i have no idea about it, how can i implement a
    > synthesizable divider using vhdl or verilog? Would you like to give
    > me some kinds of example?
    >
    > thanks a lot!
    -----BEGIN PGP SIGNATURE-----
    Version: GnuPG v1.4.0 (MingW32)
    Comment: Using GnuPG with Thunderbird - http://enigmail.mozdev.org

    iD8DBQFFOOYBMPiy0tCWlz4RAurCAJ9BPlTBDqm+hov6LsnHwa0zX0dYjgCbBC0Z
    b8U1Yefq6O9fHFeC2rEvfaU=
    =qxKZ
    -----END PGP SIGNATURE-----


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.