|
Message
From: xiaodongjin at hotmail.com<xiaodongjin@h...>
Date: Fri Oct 20 18:36:02 CEST 2006
Subject: [oc] synthesizable divider
hello, Currently I am working on a project that needs division
algorithm, but i have no idea about it, how can i implement a
synthesizable divider using vhdl or verilog? Would you like to give me
some kinds of example?
thanks a lot!
|
 |
Browse
