LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: FatalLicorne at yahoo.com<FatalLicorne@y...>
    Date: Thu Sep 28 13:06:16 CEST 2006
    Subject: [oc] BMC Decoder
    Top

    ----- Original Message -----
    From: saritha_vudali@y...<saritha_vudali@y...>
    To:
    Date: Mon Apr 12 14:15:53 CEST 2004
    Subject: [oc] BMC Decoder

    > Hi:
    >
    > I am designing a decoder circuit using Verilog HDL for SPDIF audio
    > signal
    > that is Biphase mark encoded.
    > Does any one have testbench or test vector of a SPDIF audio signal
    > BMC encoded that I can use to test my decoder module..
    > Appreciate ur help...
    >
    >

    Now, I design a module by Verilog to convert S/PDIF to parallel signal.
    I meet the same problem. Saritha_vudali, if you have something
    solution, plz help me.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.