LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Chris Palmer<chris@z...>
    Date: Sun May 28 11:40:55 CEST 2006
    Subject: [oc] Development board for OpenSPARC
    Top
    Hi...

    I'm guessing that the part you specified (suffix of "200") is the
    smallest in the family that will support the SPARC core. There might be
    dev boards with the larger sized chips in that same Virtex family. I'd
    start at Xilinx's site and browse the dev boards there, filtering by
    Virtex family...

    -Chris


    On Sun, 28 May 2006 2:09 am, Fabrizio Fazzino wrote:
    > Hello guys,
    > I've seen on http://fpga.sunsource.net that the
    > SPARC core of the OpenSPARC T1 can be implemented
    > on the Xilinx XC4VLX200 FPGA.
    >
    > I googled for it but I was unable to find any
    > development board supporting this Virtex 4 chip:
    > are you aware of anything that one could use to
    > prototype it?
    >
    > Many thanks in advance,
    >
    > Fabrizio
    >
    >
    > --
    > ============================================
    > Fabrizio Fazzino - fabrizio@f...
    > Fazzino.IT - http://www.fazzino.it
    > ============================================
    >

    ReferenceAuthor
    [oc] Development board for OpenSPARCFabrizio Fazzino

    Follow upAuthor
    [oc] Development board for OpenSPARCFabrizio Fazzino

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.