LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: jverhoeve at gmail.com<jverhoeve@g...>
    Date: Thu Feb 2 21:13:33 CET 2006
    Subject: [oc] ata-3 IP-core
    Top
    Hello,

    I'm new to vhdl development, but should like to try to get the ata-3
    IP-core working in a little project.

    ( core: http://www.opencores.org/projects.cgi/web/ata/overview )

    But I had some questions about this one.
    In the cvs multiple files are available, but there is not mentioned
    which one is the top level one. So I don't really know if it is
    "controller.vhd" or "atahost.vhd".

    In my believe, it should be "atahost.vhd". But there are also ATA
    signals available next to the wishbone signals. Do I only need to
    handle the wishbone signals and can ignore the ata signals?

    Regars,

    Jerre

    Follow upAuthor
    [oc] ata-3 IP-coreRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.