LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Armando Astarloa<jtpascua@b...>
    Date: Mon Jan 23 09:20:59 CET 2006
    Subject: [oc] problem with opb2wb core
    Top
    Hello,

    Valid with EDK 7.1:

    Some of these clues are taken from the FPGA mailing list
    0- I´ve changed the data and address vectors of my WB core to adapt it to
    the 32 buses of the wrapper
    1- Download the wrapper from opencores
    2 - Copy the wrapper files to pcores directory
    3- Change the bbd file to
    ################################################################################

    ##
    ## Copyright (C) 2000-2004 ASICS World Services, LTD.
    ## www.asics.ws
    ## attachment.htm

    ReferenceAuthor
    [oc] problem with opb2wb coreKevin Somervill

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.