LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: b.vijaykeshav at gmail.com<b.vijaykeshav@g...>
    Date: Sun Nov 6 08:01:10 CET 2005
    Subject: [oc] design fpga board
    Top
    sir,
    i am b.vijay keshav an application engg in a stpl,hyderabad. i would like
    to design the fpga board. i am Master in Technology graduate.my
    speciallisation is vlsi design . i had a good concept in vhdl based
    design. please help in doing the design
    i dont have any idea on how this jtag works and how the fpga has to be
    configured.
    thanking you sir ,
    with regrads ,
    vijay keshav

    Follow upAuthor
    [oc] design fpga boardStuart Brorson

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.