Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: Austin Franklin<austin@d...>
Date: Tue Aug 30 17:30:47 CEST 2005
Subject: [oc] DDR SDRAM Model
Hi Anna,

You should be able to build the module from the component files, simply by
instantiating N of them and providing any other logic (like the registers).
Or, as Igor suggested, find a module that is close enough and modify it so
it meets your needs. If you are doing logic design/simulation this is
something you should learn how to do.

Regards,

Austin

> -----Original Message-----
> From: cores-bounces@o... [mailto:cores-bounces@o...]On
> Behalf Of Anna D. Ashley
> Sent: Tuesday, August 30, 2005 11:15 AM
> To: Discussion list about free open source IP cores
> Subject: Re: [oc] DDR SDRAM Model
>
>
> Thank you very much indeed.
>
> Sure I searched mircon web page well and here I am. I have IBIS files
> for MT4VDDT1664HG (DDR SDRAM which I have to simulate). MT4VDDT1664HG is
> a 128MB DIMM module. It' is 16 Meg x 64 x 4 banks DDR SDRAM housed on
> 200-pin unbuffered SODIMM package. But I have no idea how I could
> simulate my controller design with Modelsim using this IBIS files (if
> it's possible).
> I also have (thanks to Igor) Verilog files for MT18VDDT3272G. Sure I
> could use these files with Modelsim but MT18VDDT3272G is 256MB module
> with 32 Meg x 72 x 4 banks housed on 184-pin registered DIMM. So it's
> not exactly what I need:( or I am not right????
> So what should I do?
>
> Thanks in advance.
>
> Best,
> Anna
>
> Igor Mohor wrote:
>
> > Here is link for one chip. Look for others by yourself.
> >
> >
> http://www.micron.com/products/modules/ddrsdram/part.aspx?part=MT1
> 8VDDT3272G-26A#SIM
> >
> > Regards,
> > Igor
> >
> > On 8/30/05, *austin@d... <mailto:austin@d...>*
> > <austin@d... <mailto:austin@d...>> wrote:
> >
> > Anna,
> >
> > The Micron web site has simulation models for most all their
> > components and
> > modules. If you are not finding them, I suggest you look again.
> >
> > Regards,
> >
> > Austin
> >
> > Original Message:
> > -----------------
> > From: Anna D. Ashley ada@c... <mailto:ada@c...>
> > Date: Tue, 30 Aug 2005 16:33:45 +0200
> > To: cores@o... <mailto:cores@o...>
> > Subject: Re: [oc] DDR SDRAM Model
> >
> >
> > Sorry but I could not find any simulation models on Micron web
> > page. I
> > found some design file but it's not what I need. Any other ideas?
> >
> > Thanks in advance.
> >
> > Best,
> > Anna
> >
> > Igor Mohor wrote:
> >
> > > Micron.
> > >
> > > Regards,
> > > Igor
> > >
> > > On 8/30/05, *Anna D. Ashley* < ada@c...
> > <mailto:ada@c...>
> > > <mailto:ada@c... <mailto:ada@c...>>> wrote:
> > >
> > > Hello all,
> > >
> > > does someone have an idea where to find vhdl or verilog
> > model for
> > > 16Meg
> > > x 64 x 4 Banks DDR SDRAM? I have to simulate DDR SDRAM
> > controller core
> > > with the memory model before I would test it with the
> real board
> > > which
> > > has MT4VDDT1664HG memory.
> > > > > > Best, > > > Anna > > > > > > _______________________________________________ > http://www.opencores.org/mailman/listinfo/cores >