LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Anna D. Ashley<ada@c...>
    Date: Tue Aug 30 11:34:17 CEST 2005
    Subject: [oc] DDR SDRAM Model
    Top
    Hello all,

    does someone have an idea where to find vhdl or verilog model for 16Meg
    x 64 x 4 Banks DDR SDRAM? I have to simulate DDR SDRAM controller core
    with the memory model before I would test it with the real board which
    has MT4VDDT1664HG memory.

    Best,
    Anna




    Follow upAuthor
    [oc] DDR SDRAM ModelIgor Mohor

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.