LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: godwin gerald<godwin_gerald@y...>
    Date: Wed Apr 6 17:38:54 CEST 2005
    Subject: [oc] Query regarding power domains
    Top

    Hi,

    Please disregard my previous mail.

    I have two power domains. vmain and vstandby. A
    signal sig1 is output of a combinational logic in
    vmain domain. It is registered in vstandby domain.
    vmain domain can be inactive when vstandby is active

    What are the potential problems that can occur on
    such a signal? Should any care be taken when designing
    this logic. How are signals crossing power domains
    generally handled.

    Regards
    Godwin



    __________________________________
    Do you Yahoo!?
    Yahoo! Personals - Better first dates. More second dates.
    http://personals.yahoo.com


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.