LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Richard Herveille<richard@h...>
    Date: Wed Feb 2 17:09:50 CET 2005
    Subject: [oc] I2C test bench timing violations?
    Top

    You're the first user to report these violations.
    I can imagine that you get these when your resolution is too small.
    The prescalers are simple counters that scale the system clock down to 5x
    the scl clock.

    It would be best if you send me information about the system clock, and your
    prescale register settings.

    Cheers,
    Richard



    _____

    From: attachment.htm

    ReferenceAuthor
    [oc] I2C test bench timing violations?Jeff Hanoch

    Follow upAuthor
    [oc] I2C test bench timing violations?Jeff Hanoch

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.