LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: evanspronsen at gmail.com<evanspronsen@g...>
    Date: Sat Jan 8 13:02:55 CET 2005
    Subject: [oc] wishbone to interface a FPGA to pld
    Top
    Hello,

    I'm looking for a (semi high speed,wishbone) interface to
    interconnect my pld to a fpga,

    I'm looking for a (semi high speed,low pin count) interface to
    interconnect my pld to a FPGA. Is there a standard interface for this?
    That is simple, it fit in a small pld but flexible that I can re-use
    it for different applications?
    My solution: A 8 bit synchronic duplex bus. With a simple wishbone
    protocol. But I don’t like to re-invent the wheel. So is there a
    standard solution for this?

    Thanks in advance,

    Ernst van Spronsen


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.