LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: wanderwonderus at yahoo.com<wanderwonderus@y...>
    Date: Thu Dec 9 17:25:33 CET 2004
    Subject: [oc] Enquiries on Tom's CF FIR
    Top
    Dear all,
    I've read through Tom's CF FIR VHDL generated by the Confluence.

    1. Does anyone know whether the coding can support signed fixed point
    binary or it's just limited to the unsigned binary inputs?

    2. How to decode the result?WHich bit is representing sign bit and how
    about overflow?

    3. Is there any other reading materials which can help better
    comprehending the flow of the coding?

    Will be much appreciated for your help.Thanks.

    Regards,
    Esther

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.