LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: bumkele at yahoo.fr<bumkele@y...>
    Date: Wed Dec 1 15:24:17 CET 2004
    Subject: [oc] Wishbone interface between two devices
    Top
    Hello

    I have seen that the majority of the available IP cores are using the
    wishbone interface.
    But I must implement an ethernet MAC core (for example) in a FPGA
    with an external microprocessor. In fact, I only have a standard
    memory interface between my FPGA and the Microprocessor.

    Is the Wishbone interface usable and How to interface the two components?

    Thanks

    Bumkele

    Follow upAuthor
    [oc] Wishbone interface between two devicesRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.