LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: =?unknown-8bit?Q?Gy=F6rgy?= 'nog' Jeney<nog@s...>
    Date: Wed Dec 1 20:24:58 CET 2004
    Subject: [oc] dbg_interface documentation
    Top
    Hi,

    In the documentation of the debug interface on page 44, section 4.3.10.1 it
    talks about reading from a slow cpu. Then it goes on to say: `Perform a
    WRITE_COMMAND normally' and then it says to assert tms_i after the 36th bit has
    been shift *out*. I'm guessing that `shifted out' is from the view-point of
    jp2. If this is the case then these semantics reflect that of the READ_COMMAND.
    So it seems like a this WRITE_COMMAND should really be READ_COMMAND. Is this
    correct?

    nog.

    Follow upAuthor
    [oc] dbg_interface documentationIgor Mohor

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.