|
Message
From: Michael M Delaney
Date: Thu Oct 28 16:57:45 CEST 2004
Subject: [oc] DDR SDRAM Controller Update
I had gotten the DDR core to work in simulation, and it synthesized,
but did not work in hardware. Has anyone been able to get it working
on a real board?
I'm using an Avnet Virtex-II evaluation board, with an XCV2P7ff896,
speed grade 5. It has two Micron mt46v16m16 chips. I haven't been
able to figure out what the problem was (and have since moved on to
trying to get some of the controllers from Xilinx working). Does
anyone have any suggestions on what it might take to get the core from
OpenCores working?
Thanks,
Mike
|
 |
Browse
