LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: nico at seul.org<nico@s...>
    Date: Tue Aug 17 09:27:08 CEST 2004
    Subject: [oc] Parallel Array Processor Project
    Top

    > The stack-based PSM would have a very dense instruction set and it
    > would be versatile with small efforts. Certainly I have think about this
    > more closely.
    >

    If you look at stack based cpu. You could maybe look at forth chip. I have
    heard about "F40" or somethink linke that. It's a self timed assynchronous
    chip. It was running at a 2 ns cycle on a 0.5 µm technology (but need 4
    cycles for an add). It count around ~1000 transistors designed by hand. It
    was made with a french public lab like Tima or INRIA but i don't remember
    precisly.

    Maybe that could be a nice starting point if you know how to programm such
    array :)

    I find this about FORTH cpu but is not the projet i had speak about :
    http://pet.dhs.org/~ecl/theproject/theproject.html

    and this one :
    http://www.jwdt.com/~paysan/b16.html


    Follow upAuthor
    [oc] Parallel Array Processor ProjectJoachim Strömbergson

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.