LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: markus at reaaliaika.net<markus@r...>
    Date: Mon Aug 16 14:43:30 CEST 2004
    Subject: [oc] Parallel Array Processor Project
    Top
    [Programming array with VHDL]
    > For a large scale small cpu array, VHDL could do a great job i
    > beleive.

    That's why I have borrowed many things from VHDL to my HLL.

    [MatrioshkaBrains]
    > > But seriously, one can imagine computer systems like that, but
    > > how are they programmed? In which language? How are
    > > the processing cells constructed (instruction set, memories,
    > > external connections, etc)?
    > > What kind of memory bus those computers have? What kind of
    > > peripherals?
    >
    > I think the best model is a PC cluster. Every node contain memory
    > and is linked to the closest other cell. Then the routing
    > algorithm could be fractal like.

    Well, my design principles are:

    * Every node contain a memory - at least one single 8-bit result and an
    instruction.

    * Neighborhood connection: The ways to route data to distant cells is
    up to the software.

    The normal PC clusters are often topologically stars (central control) or
    full-connected (each node can contact any node in the cluster).

    Follow upAuthor
    [oc] Parallel Array Processor ProjectNico

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.