LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: sradio at opencores.org<sradio@o...>
    Date: Thu Jul 8 04:05:03 CEST 2004
    Subject: [oc] radix 4 complex fft by ZHAO Ming ==> DCT
    Top
    The read address is diffrent from write address, so need a dualport ram.

    My advice
    1.Some new FPGA have many onchip dualport rams
    2.slow down the speed, double size the singleport ram,add some
    necessary circuit.




    ----- Original Message -----
    From: dennis.binder@i...<dennis.binder@i...>
    To:
    Date: Wed Jul 7 12:43:06 CEST 2004
    Subject: [oc] radix 4 complex fft by ZHAO Ming ==> DCT

    > hello,
    >
    > I tried the cfft code with 64k and external dualported srams.
    > everything worked well.
    > because i'm analysing an interferrogramm, I neither need a complex
    > fft
    > nor a fft, but a discret cosinus transform would be enough.
    > As a consequence, I would get disposed of one external dport-ram
    > (the
    > Qram).
    > maybe anybody has an idea, how to modify the original code to get
    > get cosinus transform.
    > I tried the cfft code with only one external ram, but the
    > intermediate
    > results
    > of the core are mixed in both dport-rams.
    > glad about any response and still waiting
    > greeting from the rainy south of germany
    > Dennis
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.