LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: John Sheahan<jrsheahan@o...>
    Date: Fri Jun 4 12:30:50 CEST 2004
    Subject: [oc] Newbie : Synthesizable verilog to hspice
    Top
    sreekumarvk@r... wrote:

    >Hi,
    >
    >I was wondering if it is possible to convert a synthesizable verilog code
    >to transistor level hspice netlist.
    >
    >
    >


    you could always synthesize it and then swap in the hspice cell model.


    >Thanks
    >
    >Sreekumar
    >_______________________________________________
    >http://www.opencores.org/mailman/listinfo/cores
    >
    >


    ReferenceAuthor
    [oc] Newbie : Synthesizable verilog to hspiceSreekumarvk

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.