LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Redant Steven<redant@i...>
    Date: Fri Jan 30 16:10:12 CET 2004
    Subject: FW: [oc] Translation
    Top
    The only way to make a process that waits on different signals is writing a combinatorial function using all these in the sensitivity list.

    For synthesis you HAVE to stick to the rules. Synthesis on higher levels (i.e. choosing architecture from a higher level description) is possible for some specific kinds of architectures in (not free) EDA software, but there is still a gap here.

    >> Right!
    > But I want to make a process with various waits referencing
    > to multiple
    > signals/ports! At level of simulation this works! But I want
    > to synthesize
    > this code! And the program that I uses (Altera Quartus II) doesn't
    > accept/support more that one wait in a process! How can I solve this?
    >
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores
    >


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.