LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Fernando Remus Nagel<frnagel@u...>
    Date: Wed Jan 28 17:44:54 CET 2004
    Subject: [oc] SystemC to VHDL
    Top
    At 14:14 28/01/2004, you wrote:
    > > Someone knows a translator from SystemC to VHDL (free, of course) ?
    >
    >That kind of translator can only exist for RT-Level SystemC and why would
    >you write that?. A translator tool of (any) SystemC to VHDL is not
    >feasible. Refinement can just as easily be done from SystemC directly to
    >VHDL instead of the (bulky) RT SystemC. With the co-simulator tools
    >VHDL-SystemC available who would take the time to write such a translator tool?
    >
    >Steven
    >
    >_______________________________________________
    >http://www.opencores.org/mailman/listinfo/cores

    And what are this tools?

    Do you know some tool that refine - translates from Behavioural to RTL -
    SystemC?


    ReferenceAuthor
    [oc] SystemC to VHDLRedant Steven

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.