LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Yousuff Shariff<yousuffshariff@y...>
    Date: Wed Dec 24 13:28:59 CET 2003
    Subject: [oc] (no subject)
    Top
    Hello all,
    I ahve a few qurey . I need to know how can i generate test pattern for a ckt say multipier implemeted on fpga. i need test the ckt for faults due to delay.

    thanking in advance

    bye
    ys




    ---------------------------------
    Do you Yahoo!?
    Yahoo! Photos - Get your photo on the big screen in Times Square
    -------------- next part --------------
    An HTML attachment was scrubbed...
    URL: attachment.htm

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.