LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: paulcsouls@w...
    Date: Wed, 19 Nov 2003 08:01:33 -0800
    Subject: RE: [oc] verilog or vhdl
    Top

    Title:
    Verilog and VHDL perform practically the same. The choice of which to use is just a personal preference linked to your personality type. Verilog users are simple practical people. VHDL users are bad people. This is because VHDL is evil. It has to do with its derivation. Verilog is C like and C is used to program normal stuff like computer games, word processors and embedded programs in VCRs and alarm clocks. VHDL is based on ADA.  ADA is used by bizarre PHDs lurking in the dark recesses of universities and military bases working on unspeakable research projects that would give Dr. Frankenstein the willies. VHDL users say the VHDL is more powerful than Verilog, but it is the power of the dark side.

    Paul
    (Its a joke, son. You missed it. I keep pitching em, you keep missing 'em)

    ReferenceAuthor
    RE: [oc] verilog or vhdlNico
    RE: [oc] verilog or vhdlJoachim strombergson

    Follow upAuthor
    RE: [oc] verilog or vhdlSteven R McQueen

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.