|
Message
From: joachim.strombergson@I...
Date: Tue, 18 Nov 2003 09:06:33 +0100
Subject: Re: [oc] DPLL using FPGA
Aloha!
Quoting MIkhail Matusov <misoma@r...>:
> Essential VHDL. RTL Synthesis Done Right by Sundar Rajan
> Digital Systems Design with VHDL and Synthesis. An Integrated Approach by
> K.C. Chang
> VHDL Coding Styles and Methodologies by Ben Cohen
>
> The first book is a very good introduction into coding for synthesis.I like
> it for being concise. The second book in addition to covering design for
> synthesis, has more information on verification (test benches). It has many
> design examples including a full microcontroller and FIR filter designs,
> etc. The third text is mostly about coding style, using advanced types, etc.
> just as the title suggests. For those who like design examples it has an
> UART design example. However, IMHO, this book cannot be used a primary study
> text because it lacks a "narrative line", it is more like a big list of
> recommendations.
With those books in you library, and espcecially Ben Cohens book you should be
all set. One book that I see VHDL-people like is Peter Ashendens book:
(Shorl to Amazon page)
Shorl: http://shorl.com/dosybibregyga
But IMHO, have you learned the basics, Beh Cohens book is all you should need.
Knowing your tool (VHDL) is always good and can shave off many hours,
particularily for testbench design. But, in the end, it's hardware you are
designing, and what you really need to master is digital hardware design. What
should count is your architecture, not the language you describe your RTL in.
(And if you really want to be good at it, switch to Verilog ,-)
--
Med vänlig hälsning, Yours
Joachim Strömbergson - Alltid i harmonisk svängning.
VP, Research & Development
----------------------------------------------------------------------
InformAsic AB / Hugo Grauers gata 5B / SE-411 33 GÖTEBORG / Sweden
Tel: +46 31 68 54 90 Fax: +46 31 68 54 91 Mobile: +46 733 75 97 02
E-mail: joachim.strombergson@i... Home: www.informasic.com
----------------------------------------------------------------------
|
 |