LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Erez Birenzwig <erez_birenzwig@y...>
    Date: Mon, 17 Nov 2003 14:26:41 -0800 (PST)
    Subject: Re: [oc] verilog code for USART
    Top

    How about you start coding and when you have problems you'll 
    ask questions instead ????
    
    Erez.
    
    --- g_sjavvadi <g_sjavvadi@U...> wrote:
    > We have a project to design a USART using verilog.We have not started the 
    > coding yet.Could anyone help me with the code.
    > 
    > thanks.
    > 
    > -Sreekar
    > 
    > 
    
    
    
    

    ReferenceAuthor
    [oc] verilog code for USARTG_sjavvadi

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.