Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: "MIkhail Matusov" <misoma@r...>
Date: Sun, 16 Nov 2003 16:48:38 -0500
Subject: Re: [oc] DPLL using FPGA

There is a very good section (with examples) on all digital PLL's in the
following book:

Roland E. Best
Phase-Locked Loops. Design, Simulation and Applications.
ISBN 0-07-134903-0

/Mikhail


----- Original Message ----- 
From: <sandy_vallabh@y...>
To: <cores@o...>
Sent: Sunday, November 16, 2003 5:12 AM
Subject: [oc] DPLL using FPGA


> Hello,
> I am currently working on core design and i need Digital Phase Locked
> Loop (DPLL)implementation using VHDL. Can any body send me the DPLL
> code in VHDL??
>
> sandeep.
> 
>

Reference	Author
[oc] DPLL using FPGA	Sandy_vallabh

Follow up	Author
Re: [oc] DPLL using FPGA	Vic