OPENCORES.ORG

		LOGIN ::: RECOVER PASS ::: GET ACCOUNT

Browse

Download Cores (CVSGet)

Navigation: All forums > Cores > Message List > Message

Post

Message

From: sandy_vallabh@y...
Date: Sun, 16 Nov 2003 11:12:59 +0100
Subject: [oc] DPLL using FPGA

Hello,
I am currently working on core design and i need Digital Phase Locked 
Loop (DPLL)implementation using VHDL. Can any body send me the DPLL 
code in VHDL??

sandeep.

Follow up Author

Re: [oc] DPLL using FPGA MIkhail Matusov

Re: [oc] DPLL using FPGA Shehryar Shaheen