Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: Rudolf Usselmann <rudi@a...>
Date: Mon, 20 Oct 2003 13:32:07 +0700
Subject: [oc] "makedep" for verilog

Is there the equivalent of "makedep" for verilog ?

"makedep" or sometimes "mkdep" creates a dependency
resolution list for makefiles. Would be useful to
have something similar for Verilog ...

Thanks,
rudi               
========================================================
   ASICS.ws   ::: Solutions for your ASIC/FPGA needs :::
..............::: FPGAs * Full Custom ICs * IP Cores :::
FREE IP Cores -> http://www.asics.ws/  <- FREE EDA Tools

Follow up	Author
Re: [oc] "makedep" for verilog	Joachim