LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: 23 Sep 2003 14:40:22 +0700
    Subject: [oc] Verilog to C
    Top

    
    Can anybody recommend a tool for porting a verilog
    design to C ?
    
    Thanks,
    rudi               
    ========================================================
       ASICS.ws   ::: Solutions for your ASIC/FPGA needs :::
    ..............::: FPGAs * Full Custom ICs * IP Cores :::
    FREE IP Cores -> http://www.asics.ws/  <- FREE EDA Tools
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.