LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Joachim.Strombergson@I...
    Date: Mon, 22 Sep 2003 08:35:53 +0200
    Subject: Re: [oc] Icarus Verilog
    Top

    Aloha!
    
    ----- Original Message ----- 
    From: paulcsouls@w...  
    To: cores@o...  
    Date: Sat, 20 Sep 2003 09:02:56 -0700 
    Subject: Re: [oc] Icarus Verilog 
    
    > Has any one tried Icarus Verilog? 
    
    Yes. Many times. I use Icarus Verilog quite often for block
    verification when trying out block designs. We (InformAsic) used
    Icarus extensively for pre-signoff verification of our now completed
    security chip - a fairly small SoC with ~50 kGates.
    
    I like Icarus due to simplicity in setup. It's a good batch mode
    Verilog simulator with pretty good speed, and as far as I have seen,
    good scalability.
    
    Also, I'm the port maintainer of Icarus Verilog for FreeBSD and I try
    and keep the port updated to the latest and greatest release from
    Stephen Williams.
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.