|
Message
From: Rudolf Usselmann <rudi@a...>
Date: 18 Sep 2003 14:25:09 +0700
Subject: [oc] FREE Verilog Simulator
I just stumbled across this baby:
http://www.pragmatic-c.com/gpl-cver/
>From their web site:
"
GPL Cver is a Verilog HDL simulator that is released under the GNU
General Public License. GPL Cver is a full 1995 P1364 Verilog standard
HDL simulator. It also implements some of the 2001 P1364 standard
features including all three PLI interfaces (tf_, acc_ and vpi_) as
defined in the 2001 Language Reference Manual (LRM).
GPL Cver is the last Cver release made to our former licensee Antrim
Design Systems before Antrim Design assets were purchased by Cadence
Design systems. Cver has been used in commercial design flows and
therefore mimics Cadence Verilog-XL™.
"
Cheers !
rudi
========================================================
ASICS.ws ::: Solutions for your ASIC/FPGA needs :::
..............::: FPGAs * Full Custom ICs * IP Cores :::
FREE IP Cores -> http://www.asics.ws/ <- FREE EDA Tools
|
Browse
