LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: antti@c...
    Date: Mon, 28 Jul 2003 18:20:35 +0200
    Subject: Re: [oc] Does any one know where have Serial ATA device verilog model?
    Top

    > Would pls tell me where can I found the verilog behave model, 
    > my Email is rubyxia@1...  
    > Thanks very much, 
    
    there is at least one company offering commercial core for
    heavy money and there is NO FREE SATA core at this time.
    
    there is a project at OC to develop it, that all today
    
    antti
    
    PS I have nifty dev board ML300 with SATA host and slave connectors,
    but only to know that those can never be used as they go to
    V2Pro RocketIO MGT tranceivers and there is no OOB signalling
    circutry available :(
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.