LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Frank Baier <frank.baier@g...>
    Date: Sun, 27 Jul 2003 22:52:37 +0200 (MEST)
    Subject: [oc] eeprom VHDL - model
    Top

    Hi,
    
    knows everyone, where can i get a vhdl model to simulate a eeprom (i2C -
    Bus) ?
    
    best regards,
    
    Frank
    
    -- 
    +++ GMX - Mail, Messaging & more  http://www.gmx.net +++
    
    Jetzt ein- oder umsteigen und USB-Speicheruhr als Prämie sichern!
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.