Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: "matija habek" <mhabek@n...>
Date: Tue, 1 Jul 2003 00:47:08 +0200
Subject: [oc] Transfering data via I2C Master Core

Hello.
I have problems with sending data via I2C Master Core.Can somebody tell me,
which registers must I initialise and which bit's in register's too, every step
please.
Which Wishbone signal mus I assert?How many clock cycles must I use for initialisation
registers?Can somebody send me a example of SCF Wavewform file for simulation
in VHDL if thats not a problem?
Thanks.
Respects,Matija from Croatia

--
Besplatni e-mail - http://webmail.iskon.hr/