LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cool_canguy@i...
    Date: Mon, 30 Jun 2003 20:17:14 -0100
    Subject: [oc] Clock frequency generator
    Top

    hello,
    
    i am looking to match the system clock with a square wave in VHDL. so 
    in my code for SQ wave...if I am generating wave as below
    
    counter := counter + 1;
    
    if counter = 40 then
    sqwave_out <= '1';
    end if;
    
    if counter = 80 then
    sqwave_out <= '0';
    counter := 0;
    end if;
    
    where sqwave_out is the sq. wave then how can I match the system 
    clk with this wave. ie compare both...can someone demonstrate this to 
    me in VHDL code? 
    
    many thanks,
    Victor
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.